Abstract: This paper presents a 3.2-to-4.6 GHz fast-settling all digital fractional-N phase-locked loop (ADPLL) for multimode multiband receivers. Firstly, in this ADPLL, the wideband digitally controlled oscillator (DCO) is designed with a constant frequency step in the Coarse Mode to ensure constant loop bandwidth in the whole frequency range. Secondly, a feedforward presetting path between frequency command word (FCW) and oscillator tuning word in the Coarse Mode (OTW C ) is utilized to accelerate the locking process for large frequency hopping steps. Thirdly, an adaptive locked and unlocked controller (ALUC) is used to allow frequency mode (Coarse/Medium/Fine Mode) to shift automatically. Implemented in a 65 nm CMOS process, the ADPLL on-chip part consumes 16 mW at 1 V voltage supply. The phase noise at 3.982 GHz is −121.8 dBc/Hz@1 MHz. The ADPLL with a final bandwidth of 65 kHz exhibits 55 µs transient settling time for a 1.232 GHz frequency hopping.
Introduction
A multimode multiband transceiver supporting different protocols (2G/3G/4G) shows advantages in cost and power efficiency [1] . In the multimode multiband transceiver, the first challenge is to realize a wide frequency range and fast settling frequency synthesizer. Recently, all-digital phase-locked loop (ADPLL) has emerged as an attractive candidate in frequency synthesizing due to its fast settling, high integration, effortless migration and flexible programming [2] . Although various ADPLLs have been studied for different wireless communication standards such as GSM, EDGE, WCDMA or LTE [2, 3] in the last decade, few of them targeted wide frequency range with fast settling for large frequency hopping steps, or mentioned how to deal with the variable loop bandwidth in the wide output frequency range.
Both constant loop bandwidth in the wide frequency range ADPLL and fast settling are important for the following reasons.
Firstly, for a LC-based digitally controlled oscillator (DCO) with a binary capacitor array, its K DCO (Hz/LSB) is given by,
which means K DCO is proportional to the cube of the output frequency (f). For example, as shown in Table I , in order to cover Chinese wireless 2G/3G/4G frequency bands with an individual ADPLL, the output frequency of DCO should be at least from 3.2 GHz to 4.6 GHz (with margin). Thus, the K DCO of DCO and the loop bandwidth of ADPLL will vary ð4:6=3:2Þ 3 % 3 times across the entire frequency range according to Eq. (1). Since K DCO and the loop bandwidth have great effects on stability and settling time, a constant K DCO in wide frequency range is critical in a wide frequency range ADPLL. Secondly, in a multimode multiband receiver system, there are generally two duplexing methods: Frequency Division Duplexing (FDD) and Time Division Duplexing (TDD). Note that the short settling time of ADPLL is an essential requirement in FDD applications. Meanwhile, for TDD applications, shortening the settling time can reduce the total energy dissipation of time-division system effectively [4] . Taking the Chinese wireless protocol as an example, the settling time for the receiver should be less than 150 µs (based on 0.1 ppm tolerated frequency error) for UMTS and GSM systems as shown in Table I .
In this work, we propose a 3.2-to-4.6 GHz fast-settling fractional-N ADPLL with feed-forward tuning word presetting technique. A wide frequency range DCO with constant frequency step in the Coarse Mode is proposed to ensure both the output frequency presetting and the constant loop bandwidth in the whole frequency range. Moreover, an adaptive locked and unlocked controller (ALUC) is used to shift the frequency mode (Coarse, Medium and Fine Mode) automatically.
The rest of this paper is organized as follows. The system architecture of ADPLL is presented in Section 2. Section 3 describes the wideband DCO with a constant K C DCO in the Coarse Mode. The experimental results are given in Section 4. Finally, conclusion is obtained in Section 5.
2 System architecture 2.1 ADPLL with constant loop bandwidth and adaptive fast locking The system architecture of proposed ADPLL is shown in Fig. 1 . In the whole loop, Reference Phase Accumulator (RPA) and Variable Phase Accumulator (VPA) count the integer number of accumulating FCW and CKV (DCO Output) period, respectively. The fractional part of phase difference between FREF and CKV is estimated by a Time to Digital Converter (TDC). The loop also includes a Phase Detector (PD), a Loop Filter, a DCO Gain Normalization circuit, a Sigma-Delta Modulator (SDM) and a wideband DCO. The system clock (CKR) is generated by a Retiming FREF circuit. Meanwhile, the ADPLL is constructed by the on-chip part and the off-chip part. The on-chip part consists of high speed blocks, such as VPA, TDC, Retiming FREF circuit, SDM and DCO. The off-chip part includes low frequency loop blocks implemented on a Virtex-6 FPGA.
In this work, three modifications are added upon a basic divider-less ADPLL [5] . First, a wideband DCO with constant frequency step in the Coarse Mode and two DCO Gain Normalization circuits [5] in Medium and Fine Mode are used in order to realize a constant loop bandwidth. Second, outside the loop, a particular feed-forward presetting path between frequency command word (FCW) and oscillator tuning word of Coarse Mode (OTW C ) is utilized to speed up the locking process of ADPLL. Third, an ALUC is used to monitor the phase error (PE) and OTW so as to control the frequency mode shifting automatically.
The proposed ADPLL architecture is easier to realize a constant loop bandwidth in a wide frequency range comparing with the ADPLL based on divider and PFD (Phase and Frequency Detector) [6] . Because the loop bandwidth of the divider-based ADPLL [6] is related to both K DCO and feedback divider ratio (N), and it is required to compensate both K DCO and N in order to obtain a constant loop bandwidth. While in the proposed ADPLL, the division ratio (FCW) is outside the loop and the loop bandwidth is independent of FCW in the whole frequency range. Hence, only a constant K DCO is needed to obtain a constant loop bandwidth.
Feed-forward presetting path
In this work, the frequency step of the Coarse Mode (K C DCO , Hz/LSB) is set to be equal to FREF such that FCW can be directly utilized to preset OTW C as shown in Fig. 1 . Hence, During the Coarse Mode, OTW C can be set by
where NTW is the Normalized Tuning Word of DCO. The presetting bits can be given by where CFW is the Central Frequency Word of DCO's Coarse Mode and it can be estimated by testing the frequency range of Coarse Mode. The Round operation means rounding off the difference between FCW and CFW to the nearest integer. Note that the constancy and linearity of "Coarse Frequency
Step" are the most important facts to ensure the constant loop bandwidth and presetting output frequency efficiently. Hence, even if the "Coarse Frequency Step" is not accurately equal to FREF due to PVT (Process-Voltage-Temperature) variation, the constancy and linearity of "Coarse Frequency Step" do not vary, because they are just related to a capacitance ratio (ÁC i =C) as discussed in Section 3, which is immune to PVT variation. Moreover, a simple multiplier before DCO is utilized to normalize the "Coarse Frequency Step" to be equal to FREF and combine with FCW to preset OTW C .
Adaptive lock and unlock controller (ALUC)
At the beginning of locking process, OTW C is preset near the desired frequency. OTW M and OTW F are reset and latched at the center of the Medium and the Fine Mode. When the locking process of the Coarse Mode is over, OTW C will be latched. The frequency mode will be automatically switched into the Medium Mode. Meanwhile, PD and Loop Filter are reset. The similar locking process will happen between the Medium and the Fine Mode. On the contrary, if ADPLL is suddenly unlocked out of the frequency range of the Fine Mode, the frequency mode will automatically return to the Medium or the Coarse Mode. The entire locking and unlocking process is adaptively controlled by the proposed ALUC.
The adaptive logic flow sheet of ALUC is shown in Fig. 2 . ALUC begins to monitor the phase error (È E ) and OTW during the locking process of the Coarse Mode. Because of the finite frequency tuning range of the Coarse Mode, when jOTW C j is larger than the threshold value (jOTW C T j) and it lasts for more than i C T FREF periods, ADPLL will be unlocked. On the contrary, as a type II PLL, the final-locked average value of È E is nearly zero. If È E is smaller than È E C T and it lasts for more than k C T FREF periods, Coarse Mode will be locked and OTW C will be latched. Meanwhile, the frequency mode will also be shifted into the Medium Mode automatically.
The locking process of Medium Mode is similar to Coarse Mode. The difference is that: if Medium Mode is unlocked, OTW M will be reset to the middle value and OTW C will be unlatched. When the frequency mode is finally shifted into Fine Mode, gear-shifting events [7] will be used to accelerate the locking speed. The 00, 01 and 10 in the Gear_Control represent different gears of loop filter for the large, medium and small bandwidth in the Fine Mode.
Wideband digitally controlled oscillator
As discussed in Section 1, relatively constant K DCO in wide frequency range is critical in the multimode multiband ADPLL. Up to now, a wideband DCO with a constant frequency step in the Coarse Mode is rarely reported. This section shows the design techniques in realizing such a DCO.
The architecture of DCO is shown in Fig. 3 , which consists of a DCO core (complementary LC oscillator without current source), an on-chip inductor and the varactor array. To improve the phase noise performance, two noise filters are added at each source of complementary cross-couple transistors [8] and a low-dropout (LDO) regulator is used to provide a 1 V power supply [9] .
Varactor array
As shown in Fig. 3 , the capacitor array of DCO is divided into three parts (coarse, medium and fine bank) to solve the paradox between wide frequency range and high frequency resolution. The coarse bank is composed of modified unit cap array. Both the medium and fine banks are composed of unit cap array. The frequency tuning ranges of medium and fine banks should respectively cover several LSBs of coarse and medium banks so that the locking process of ADPLL can be divided into three discrete frequency modes. The capacitor array is constructed by MOS varactor due to its high density capacitance.
For the wide-frequency-range application, the coarse bank of DCO has a largescale varactor array in the resonant tank. Hence, the Q value, symmetry and parasitic capacitance of whole varactor array are determined by the coarse bank. Considering the tradeoff between Q value and on-off capacitance ratio (C ON /C OFF ) of MOS varactor, the channel length of MOS varactor in the coarse bank is set to 400 nm. The post simulation in a standard 65 nm CMOS process shows that the Q value is higher than 20 and the C ON /C OFF is about 7, which are enough for the phase noise and frequency range requirements. On the contrary, in order to improve the frequency resolution of DCO, the channel length of MOS varactor in the fine bank is set to be 60 nm which is the minimum channel length in the 65 nm CMOS process. In addition, a third-order MASH AEÁ Modulator is utilized to further increase the frequency resolution of DCO [10] .
In order to further optimize the phase noise of a wideband DCO, a proper digital control signal of MOS varactor should be used. As shown in Fig. 3 , OTW is decoded into the thermal code that controls the on/off state of MOS varactor with an inverting driver. The voltage level of digital control signal d k can be adjusted by V Turn High and V Turn Low . Fig. 3 also shows a representative curve of a PMOS varactor capacitance vs. V GS (C-V curve). The range from V 1 to V 2 is the linear range of MOS varactor and A 0 is the amplitude of DCO output. In a whole period of oscillator signal, the original C-V curve of PMOS varactor should be converted into the average C-V curve such as the dot-dash line. The effective on/off state region of average C-V curve also becomes smaller than the original C-V curve. So in order to prevent PMOS varactor from the noise on the control signal d k , the varactor should be biased in the on/off state region of average C-V curve. 
3. The inductor of resonant tank should be selected. In fact, the selection of inductor is limited in many aspects such as Q value, the parasitic inductance and the frequency resolution. If the inductance of resonant tank was small, the Q value of inductor would become low and the parasitic inductance in the layout would have a big impact on frequency drop. On the contrary, if the inductance of resonant tank was large, both the capacitance of resonant tank and the frequency range of DCO would become small. Thus, in order to achieve the high frequency resolution of DCO, much small-size varactor had to be used so that the matching of varactor's layout and the linearity of frequency tuning would be deteriorated. In this design, a 1 nH inductor is used in the resonant tank and its Q value is about 14. 4. Calculate the capacitance (C i ) depend on the frequency value of coarse bank. C i is given by
Since the channel lengths of all varactors in the coarse bank is set as 400 nm (Section 3.1), the value of ÁC i is set through the channel widths of varactors.
In this work, there are 63 varactors (63 frequency steps) in the whole coarse bank and the constant frequency step is set to 22 MHz/LSB. Fig. 4 shows the post layout simulated results. The maximum and minimum channel widths of varactor are 650 nm Â 20 and 205 nm Â 20. The changing of each varactor's channel width is nonlinear and degressive with the rise in frequency. However, in the whole frequency range of coarse bank, the frequency step is nearly constant. The average of K C DCO is 22.08 MHz and the maximum relative error of K C DCO is 1.8%. The i-th and (i þ 1)-th frequency step of the coarse bank is given by
In order to obtain a constant K C DCO , each Áf step should be kept identical, i.e. Áf step,i ¼ Áf step,i+1 . Then, we have, 
Since the inductance (L) and capacitance (C) of the resonant tank vary due to PVT variation, so does K C DCO according to Eq. (8) , which introduces errors between FREF and K C DCO . However, the constancy and linearity of frequency tuning are immune to the inductance of resonant tank and it just has the relationship with a capacitance ratio (ÁC i =C). Hence, PVT variation has little effect on the constancy and linearity of frequency tuning in the coarse bank, and the output frequency presetting in Section 2.2 can be ensured.
Experimental results
The ADPLL's on-chip part was implemented in a 65 nm CMOS process as shown in Fig. 5 . With a 22 MHz FREF and a 4.6 GHz DCO output, the chip consumes 16 mW power at 1 V voltage supply. The DCO only consumes 2.5 mW due to the complementary structure, and the DCO buffers dissipate 6.5 mW. Fig. 6 shows the measured output frequency corresponding to the controlled bit in the DCO coarse bank. The average value of K C DCO is about 22.3 MHz/LSB, which is approximately equal to the 22 MHz FREF and the maximum relative variation of K C DCO is only about 5%, which means the output frequency is much linear and the K C DCO is almost constant in the whole frequency range.
Test of the DCO

Test of the settling time
The locking process of both the minimum and maximum frequency hopping step are shown in Fig. 7 . During the Coarse and Medium Mode, the ADPLL loop operates with relatively wide bandwidth of 568 kHz and 284 kHz. When the locking process enters the Fine Mode, the ADPLL is seamlessly switched to a 6 th order system and 65 kHz final bandwidth with gear-shifting events.
In Fig. 7(a) , the frequency hopping step is 44 MHz (from 3344 MHz to 3388 MHz), and the frequency hopping happens at 46.55 µs. Due to the presetting method in the Coarse Mode, the locking process of ADPLL is still in the Fine Mode and it does not return to the Medium or Coarse Mode as shown in Fig. 7(b) . Hence, the settling time is just 29.02 µs with a final frequency error around 1 kHz. In Fig. 7(c) , the frequency hopping step is 1.232 GHz (from 3344 MHz to 4576 MHz) and the presetting error becomes much larger than 10 MHz at 46.56 µs. Hence, the locking process will return to the Medium and the Coarse Mode. Finally, the locking process enters the Fine Mode again and the settling time is about 54.85 µs as shown in Fig. 7(d) . Note that the settling time does not increase too much in the 1.232 GHz frequency hopping comparing to the 44 MHz with the presetting technique. 
Summary and comparison
The performance of the proposed ADPLL is summarized and compared with several works as shown in Table III . For a 1.232 GHz frequency hopping (about 12Â comparing to 100 MHz in [12] ), a settling time of only 55 µs (about 3Â comparing to 18 µs in [4] ) is needed with the proposed ADPLL, and the frequency error reaches 2 kHz (about 1/18 comparing to 36.7 kHz in [6] ). In order to metric the locking performance in a wide frequency range on the same basis, we have defined a normalized settling time t n,settle as t n,settle ¼ SettlingTime Á FrequencyError jFrequencyHopj ð9Þ
The lower the t n,settle , the better locking performance in large frequency hopping step.
Conclusion
A 3.2-to-4.6 GHz fast-settling ADPLL is proposed for multimode multiband receiver. In the wideband DCO, the constant frequency step in the Coarse Mode is proposed to ensure a constant loop bandwidth in the whole frequency range and its measured relative variation is about 5%. Meanwhile, with the help of the constant frequency step, a presetting method in the Coarse Mode is utilized to accelerate the locking process for large frequency hopping steps. In addition, an ALUC is used to control the whole locking process automatically. Finally, the chip core consumes about 16 mW and the phase noise at 3.982 GHz is about −121.8 dBc/Hz@1 MHz. With the final bandwidth of 65 kHz, the ADPLL exhibits less than 65 µs settling time for frequency hopping steps from 44 MHz to 1.232 GHz.
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